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Writing software for one parallel system is a feasible though arduous task. Reusing
the substantial intellectual effort so expended for programming a second system has
proved much more challenging. In sequential computing algorithms textbooks and portable
software are resources that enable software systems to be written that are eﬃciently
portable across changing hardware platforms. These resources are currently lacking in the
area of multi-core architectures, where a programmer seeking high performance has no
comparable opportunity to build on the intellectual efforts of others. In order to address
this problem we propose a bridging model aimed at capturing the most basic resource
parameters of multi-core architectures. We suggest that the considerable intellectual effort
needed for designing eﬃcient algorithms for such architectures may be most fruitfully
expended in designing portable algorithms, once and for all, for such a bridging model.
Portable algorithms would contain eﬃcient designs for all reasonable combinations of the
basic resource parameters and input sizes, and would form the basis for implementation
or compilation for particular machines. Our Multi-BSP model is a multi-level model that
has explicit parameters for processor numbers, memory/cache sizes, communication costs,
and synchronization costs. The lowest level corresponds to shared memory or the PRAM,
acknowledging the relevance of that model for whatever limitations on memory and
processor numbers it may be eﬃcacious to emulate it. We propose parameter-aware
portable algorithms that run eﬃciently on all relevant architectures with any number of
levels and any combination of parameters. For these algorithms we deﬁne a parameter-free
notion of optimality. We show that for several fundamental problems, including standard
matrix multiplication, the Fast Fourier Transform, and comparison sorting, there exist
optimal portable algorithms in that sense, for all combinations of machine parameters.
Thus some algorithmic generality and elegance can be found in this many parameter
setting.
© 2010 Elsevier Inc. All rights reserved.
1. Introduction
Multi-core architectures, based on many processors and associated local caches or memories, are attractive devices given
current technological possibilities, and known physical limitations. However, the designer of parallel algorithms for such
machines has to face so many challenges that the road to their eﬃcient exploitation is not clearly signposted. Among
these challenges consider the following: First, the underlying computational substrate is much more intricate than it is for
conventional sequential computing and hence the design effort is much more onerous. Second, the resulting algorithms
have to compete with and outperform existing sequential algorithms that are often much better understood and highly
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number of processors. Fourth, machines differ, and therefore any speedups obtained for one machine may not translate to
speedups on others, so that all the design effort may be substantially wasted. For all these reasons it is problematic how or
whether eﬃcient multi-core algorithms will be created and exploited in the foreseeable future. It is possible that even as
these machines proliferate, their computational potential will be greatly underutilized.
We have argued previously that the general problem of parallel computing should be approached via two notions [37,18].
The ﬁrst is the notion of, portable parallel algorithms, algorithms that are parameter-aware and run eﬃciently on machines
with the widest range of values of these parameters. We suggest that the creation of such algorithms needs to be adopted
as an important goal. The second notion is that such portable algorithms have to be expressed in terms of a bridging model,
one that bridges in a performance-faithful manner what the hardware executes and what is in the mind of the software
writer. In particular the algorithms need to be written in a language that can be compiled eﬃciently on to the bridging
model. It is this bridging model that deﬁnes the necessary performance parameters for the parameter-aware software, and
is a prerequisite for portable parallel algorithms to be possible.
The originally proposed bridging model for parallel computation was the BSP model [37]. Its main features are that: (i)
it is a computational model in that it is unambiguous, (ii) it incorporates numerical parameters that are intended to reﬂect
ultimately unevadable physical constraints, and (iii) it has barrier synchronization as its one nonlocal primitive, an operation
that is powerful yet relatively easy to realize. We note that in such a parametrized model some alternative choices can also
be made, and a variety of these have been explored in some detail [12,13,7,6,14].
In this paper we introduce the Multi-BSP model which extends BSP in two ways. First, it is a hierarchical model, with
an arbitrary number of levels. It recognizes the physical realities of multiple memory and cache levels both within single
chips as well as in multi-chip architectures. The aim is to model all levels of an architecture together, even possibly for
whole datacenters. Second, at each level, Multi-BSP incorporates memory size as a further parameter. After all, it is the
physical limitation on the amount of memory that can be accessed in a ﬁxed amount of time from the physical location of
a processor that creates the need for multiple levels.
The Multi-BSP model for depth d will be speciﬁed by 4d numerical parameters (p1, g1, L1,m1)(p2, g2, L2,m2)
(p3, g3, L3,m3) · · · (pd, gd, Ld,md). It is a depth d tree with memories/caches at the internal nodes and processors at the
leaves. At each level the four parameters quantify, respectively, the number of subcomponents, the communication band-
width, the synchronization cost, and the memory/cache size.
It may be thought that proliferating numerical parameters only further exponentiates the diﬃculty of designing parallel
algorithms. The main observation of this paper is that this is not necessarily the case. In particular we show, by means
mostly of well-known ideas, that for problems such as standard matrix multiplication, Fast Fourier Transform and compar-
ison sorting, algorithms can be written that are optimal in a parameter-free sense, even in the presence of this plethora
of parameters. Our purpose is to persuade that it is feasible and beneﬁcial to write down the best algorithmic ideas we
have in a standardized form that is compilable to run eﬃciently on arbitrary machines and guaranteed to be optimal in a
speciﬁable sense.
In order to elucidate this striking phenomenon, we shall deﬁne a parameter-free notion of an optimal Multi-BSP algorithm
with respect to a given algorithm A to mean the following: (i) It is optimal in parallel computation steps to multiplicative con-
stant factors and in total computation steps to within additive lower order terms, (ii) it is optimal in parallel communication
costs to constant multiplicative factors among Multi-BSP algorithms, and (iii) it is optimal in synchronization costs to within
constant multiplicative factors among Multi-BSP algorithms. (We note that some of the algorithms we describe can be made
optimal to within additive lower order terms also in parallel computation steps, but this is a complication that we do not
pursue here. We also note that the actual lower bounds we shall derive for (ii) hold for more general distributed models
also.)
Insisting on optimality to a factor of one in total computation time is a signiﬁcant requirement and imposes a useful
discipline, we believe. We tolerate multiplicative constant factors kcomp , kcomm , and ksynch , in the other three measures, but
for each depth d we insist that these be independent of the p, g , L and m parameters. Identifying the best achievable
combinations of these constant factors can be challenging if all combinations of parameters are to be anticipated, and is left
for future research. The ultimate goal is (kcomp,kcomm,ksynch)-optimal algorithms where the k’s are close to one, but in this
paper we will be satisﬁed with (O(1),O(1),O(1))-optimality.
There have existed several previous models that have substantial commonality with Multi-BSP. Using memory size as a
fourth BSP parameter was proposed and investigated by Tiskin [36] and by McColl and Tiskin [28]. In a different direction
a variety of hierarchical versions of BSP have been proposed such as the D-BSP of de la Torre and Kruskal [13], which
has been further investigated by Bilardi et al. [6,8]. In [8] a network-oblivious result is proved in this communication
hierarchical context that, like our analyses, allows for arbitrary parameters at each level. This is in analogy with cache-
oblivious algorithms [15]. The D-BSP captures hierarchies in communication while Multi-BSP seeks additionally to capture
hierarchies in the cache/memory system.
In a different direction, numerous models have been proposed for studying varieties of memory or cache hierarchies
both in the sequential [1] and in the parallel [39] contexts. In Alpern et al. [4] a tree structure of memories akin to ours
is deﬁned. For such hierarchical models in both the sequential and parallel contexts authors have generally taken some
uniform cost view of the various levels, rather than analyzing the effect of arbitrary parameters at each level. Savage [32,33]
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has analyzed the communication requirements of a hierarchical memory model, with arbitrary parameters at each level,
using a generalization of the Hong–Kung [23] pebble model.
Recently, also motivated by multi-core machines, a multi-level cache model has been proposed and analyzed by Blelloch
et al. [9] and Chowdhury and Ramachandran [11]. In contrast with Multi-BSP, this model has a parameter for cache block
size, but is less explicit on the issue of synchronization. The analyses published for this model have been for two levels with
arbitrary parameters, but extensions are possible for arbitrary numbers of levels (Ramachandran [30]). A different model is
described in [5]. Even more recently a multi-core model has been proposed by Savage and Zubair [34] that provides a
precise model of the communication requirements in such architectures. There they independently give lower bounds for
the communication requirements of FFT and matrix multiplication similar to these parts of our Theorem 1.
We emphasize that, in comparison with the previous literature, our goal here is that of ﬁnding a bridging model that
isolates the most fundamental issues of multi-core computing and allows them to be usefully studied in some detail. The
Multi-BSP model reﬂects the view that fundamentally there are just two unevadable sources of increasing cost that the
physical world imposes at increasing distances: (i) a cost g for bandwidth, and (ii) a cost L related to latency that must
be charged for synchronization and for messages that are too short. The model is a comprehensive model of computation
in that it has mechanisms for synchronization as well as for computation and communication. The suggestion is that these
unevadable costs already capture enough complications that we would be best advised to understand algorithmic issues in
this bridging framework ﬁrst.
The goal here is to identify a bridging model on which the community can agree, one which would inﬂuence the design
of both software and hardware. It will always be possible to have performance models that reﬂect a particular architecture
in greater detail than does any bridging model, but such models are not among our goals here.
There are many issues relevant to multi-core computing that we do not explore here. These include the use of multi-core
for executing independent tasks, code automatically compiled from sequential code, and code compiled from languages in
which parallelism is expressed but not scheduled. This paper is predicated on the idea that there will be a demand for
exploiting multi-core architectures beyond what is possible by these means. A further issue not discussed here is the role
of nonhomogeneous cores [22,27].
The main commonality between our algorithmic results and previous literature is the observation that certain recursive
algorithms are well suited to computational models with multiple parameters. We push this observation further by allowing
an arbitrary number of arbitrary parameters. Programming even simple recursive algorithms to run eﬃciently for all input
sizes even on one machine can be an onerous task. Our ﬁnding is that for certain important problems, the use of a bridging
model enables one to make one big effort, once and for all, to write a program that is eﬃcient for all inputs and all
machines.
2. The Multi-BSP model
An instance of a Multi-BSP is a tree structure of nested components where the lowest level or leaf components are
processors and every other level contains some storage capacity. The model does not distinguish memory from cache as
such, but does assume certain properties of it.
To deﬁne an instance of Multi-BSP we ﬁx d, the depth or number of levels, and 4d further parameters (p1, g1, L1,m1)
(p2, g2, L2,m2)(p3, g3, L3,m3) · · · (pd, gd, Ld,md). At the ith level there are a number of components speciﬁed by the param-
eters (pi, gi, Li,mi) each component containing a number of i − 1st level components as illustrated in Fig. 1. In particular:
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(i) pi is the number of i − 1st level components inside an ith level component. For i = 1 these 1st level components
consist of p1 raw processors, which can be regarded as the notional 0th level components. One computation step of such a
processor on a word in level 1 memory is taken as one basic unit of time. (See Fig. 2.)
(ii) gi , the communication bandwidth parameter, is the ratio of the number of operations that a processor can do in
a second, to the number of words that can be transmitted in a second between the memories of a component at level i
and its parent component at level i + 1. A word here is the amount of data on which a processor operation is performed.
Note that we shall assume here that the level 1 memories can keep up with the processors, and hence that the data rate
(corresponding to the notional g0) has value one.
(iii) A level i superstep is a construct within a level i component that allows each of its pi level i − 1 components to
execute independently until they reach a barrier. When all pi of these level i − 1 components have reached the barrier,
they can all exchange information with the mi memory of the level i component with communication cost as determined
by gi−1. The communication cost charged will be mgi−1, where m is the maximum number of words communicated be-
tween the memory of this ith level component and any one of its level i − 1 subcomponents. This charge will be at most
2mi−1gi−1, which we call the gross charge. The next level i superstep can then start. Li is the cost charged for this barrier
synchronization for a level i superstep. Note that the deﬁnition requires barrier synchronization of the subcomponents of a
component, but no synchronization across branches that are more separated in the component hierarchy. (Note also that in
this paper we use L1 = 0, since the subcomponents of a level 1 component have no memories and directly read from and
write to the level 1 memory.)
(iv) mi is the number of words of memory inside an ith level component that is not inside any i − 1st level component.
Finally we have to specify the nature of the communication between a level i component and the level i + 1 component
of which it is a part. The question is whether concurrent reading or writing (or some other combining operation) is allowed
in either direction. The algorithms in this paper are all exclusive read and exclusive write (EREW), while the lower bounds
hold for the strongest concurrent (CRCW) version.
We note that the parameters of the model imply values for certain other useful measures. The number of processors in a
level i component will be Pi = p1 · · · pi . The number of level i components in a level j component will be Q i, j = pi+1 · · · p j ,
and the number in the whole system will be Q i,d = Q i = pi+1 · · · pd . The total memory available within a level i component
will be Mi =mi + pimi−1 + pi−1pimi−2 + · · · + p2 · · · pi−1pim1. The gap or bandwidth parameter that characterizes the cost
of communication from level 1 to outside level i is Gi = gi + gi−1 + gi−2 + · · · + g1.
Since the intention is to model the entire system, deﬁning as many levels as necessary, we assume by convention that
Qd = 1 and that gd is inﬁnite. In other words the total machine is regarded as a single component, and includes any
“external storage” to which communication is to be analyzed. For the same reason it is assumed that for any problem
instance of size n and an algorithm for it, the level d memory is in fact suﬃcient to support the computation, and certainly
md  n. In the applications in this paper md = O (n) is suﬃcient.
We make the assumption that for all i
mi mi−1 (1)
in order to simplify certain analyses. Also, we sometimes invoke the assumption that for all i
mi  Mi/i. (2)
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(We note that in the treatment here we do not otherwise distinguish between memory and cache.) Finally, we note that a
major complication in the analysis of our algorithms arises from allowing arbitrary variations in the successive mi . For our
sorting algorithm it will be convenient to impose the mild constraint that for some constant k for all i
log2mi  (log2mi−1)k. (3)
As far as relationships to other models, the d = 1 case with (p1 = 1, g1 = ∞, L1 = 0, m1) gives the von Neumann
model, and with (p1  1, g1 = ∞, L1 = 0, m1) gives the more general PRAM [16,26,38] model. In both instances m1 is the
size of the memory.
The BSP model [37] with parameters (p, g, L) where the basic unit has memory m would be modeled with d = 2
and (p1 = 1, g1 = g, L1 = 0, m1 =m)(p2 = p, g2 = ∞, L2 = L, m2). The difference is that in the basic BSP model direct
communication is allowed horizontally between units at the same level, while in Multi-BSP such communication would need
to be simulated via memory at a higher level. This case (p1 = 1, g1 = g, L1 = 0, m1 =m)(p2 = p, g2 = ∞, L2 = L, m2)
corresponds to the BSPRAM model of Tiskin [36].
In general, we regard m = min{mi | 1 i  d} and the input size n to be large numbers. In relating resource bounds F1,
F2 expressed in terms of the parameters {pi, gi, Li,mi | 1 i  d} and the input size n, we shall deﬁne the relation F1  F2
to mean that for all ε > 0, F1 < (1 + ε)F2 for all suﬃciently large values of m and n. This enables expressions such as
(1+ 1/mi), (1+ 1/m1/2i ) or (1+ 1/ logmi) to be approximately upper bounded by 1.
Also, we deﬁne F1 d F2 to mean that for some constant cd depending possibly on d but not on n or on any of the
parameters {pi, gi, Li,mi | 1 i  d} it is the case that F1 < cd F2 for all suﬃciently large values of n and m.
Because we can suppress constant multipliers with these notations, we shall sometimes identify a parameter such as mj ,
for example, with a ﬁxed multiple of itself.
For a Multi-BSP algorithm A∗ we shall deﬁne Comp(A∗), Comm(A∗), and Synch(A∗) to be the parallel costs of compu-
tation, communication, and synchronization respectively on a Multi-BSP machine H in the sense that for any computation
of A∗ on H and along any single critical path in it, at most Comp(A∗) processor operations have been executed and at
most Comm(A∗) communication charge and at most Synch(A∗) synchronization charge has been incurred. (For randomized
algorithms the same claim holds with high probability.) Note that all three charges are expressed in terms of the basic unit
of time taken by a processor to perform one operation.
To quantify the eﬃciency of A∗ we specify a baseline algorithm A of which A∗ is the Multi-BSP implementation and for
that:
(i) Compseq(A) is the total number of computational operations of A. Comp(A) is Compseq(A)/Pd where Pd is the total
number of processors in H .
(ii) Comm(A) is the minimal communication cost of any Multi-BSP implementation of A on H .
(iii) Synch(A) is the minimal synchronization cost of any Multi-BSP implementation of A on H .
A Multi-BSP algorithm A∗ is optimal with respect to algorithm A if
(i) Comp(A∗)d Comp(A), and Compseq(A∗) Compseq(A),
(ii) Comm(A∗)d Comm(A), and
(iii) Synch(A∗)d Synch(A).
The philosophy of the above deﬁnitions is the following: First, we are not speciﬁc about the class of algorithms to which
A belongs, as long as the speciﬁed costs can be deﬁned. For example, we variously allow A to be any implementation of
the standard matrix multiplication algorithm, or any comparison algorithm for sorting. Second, allowing at each level some
eﬃciency loss in communication and synchronization is tolerable for problems for which computational costs dominate
asymptotically. It frees the analysis of several concerns, such as whether the input size is an exact multiple of the memory
sizes. Analogous to the role of the polynomial time criterion in sequential computing, we believe that freeing the algorithm
designer from the tedium of certain well-chosen optimality criteria will encourage the development of practical algorithms.
In this instance we permit constant factor ineﬃciencies in the parallel computation, communication and synchronization
costs. However, for all machines of the same depth d these constant factors are bounded by the same constants independent of
all the other machine parameters. In all three measures additive lower order terms that have a vanishing relative contribution
as the input size n and m = min{mi | 1 i  d} grow, are also allowed.
3. Relationships with architecture
While we advocate that any proposed bridging model be faithful to physical realities in terms of numerical parameters,
we also believe that there is room for architects to design systems that are faithful to any agreed bridging model. In the
latter spirit, the BSP model has been emulated by several software systems, including BSPlib [21], the Paderborn University
BSP library [10], and the bulk synchronous graphics processor system BSGP [24], and it has been shown also (e.g. [19,20])
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sense.
In relating Multi-BSP to existing multi-core designs we can start with an attempt to relate the Multi-BSP parameters to
those reported in the technical speciﬁcations of existing designs. For example, consider a parallel machine consisting of p
Sun Niagara UltraSparc T1 multi-core chips connected to an external storage device that is large enough to store the input
to the problem at hand. The parameters of the chip according to one interpretation of the speciﬁcations and modulo the
serious qualiﬁcations listed below, would be the following:
Level 1: 1 core has 1 processor with 4 threads plus L1 cache: (p1 = 4, g1 = 1, L∗1 = 3, m1 = 8 KB).
Level 2: 1 chip has 8 cores plus L2 cache: (p2 = 8, g2 = 3, L∗2 = 23, m2 = 3 MB).
Level 3: p multi-core chips with external memory m3 accessible via a network at rate g2: (p3 = p, g3 = ∞, L∗3 =
108, m3  128 GB).
Now the qualiﬁcations include the following: First, the L∗-parameters listed are certain latency parameters given in the
chip speciﬁcations, rather than the actual synchronization costs. Second, the caches on the chip are controlled by implicit
protocols, rather than explicitly by the programs as is customary for memories. Third, in the actual chip each physical
processor runs four threads, and groups of processors share a common arithmetic unit. For all these reasons, while the
relative magnitudes of the various g and L∗ values shown may be meaningful, their absolute values for this instance are
harder to pin down.
We have three main observations about the requirements on architectures to support Multi-BSP.
The ﬁrst is that barrier synchronization needs to be supported eﬃciently. There are reports in the literature suggesting
that this can be done already with current architectures [31].
The second is that the model controls the storage explicitly. It is not clear how the various cache protocols currently
used are supportive of the model.
The third is that we only need that machines support the features of this model – no constraint is implied about
what else they might support. Thus there is no objection to machines being able to switch off the barrier synchronization
mechanism, or having as additional mechanisms some of those that have been advocated as alternatives in other related
models. Our proposal here concerns the bridging model – a minimal description on which architects and algorithm designers
can come together.
4. Work-limited algorithms
Our proofs of optimality for communication and synchronization given in this section and the one to follow all derive
from lower bounds on the number of communication steps required in distributed algorithms and are direct applications
of previous work, particularly of Hong and Kung [23], Aggarwal and Vitter [3], Savage [32,33] and Irony, Toledo and Tiskin
[25].
Deﬁnition. A straight-line program A is w(S)-limited if every subset of its operations that uses at most S inputs (i.e.
excluding data items generated by the subset) and produces at most S outputs (i.e. items of data that are used by operations
of the program outside the subset, or are the outputs of the program) consists of no more than w(S) operations.
Note that this limitation to S items imposes the twin constraints that at most S items can be used as data by the subset
of the operations, and at most S items can be used to pass values computed by that subset to later computation steps. (As
a minor comment we note also that our deﬁnition is slightly less onerous than those of red/blue pebbling and span [23,32],
which, in addition, restrict to S the space that can be used internally by the algorithm fragment.)
We ﬁrst consider the task of associative composition AC(n): Given a linear array A of n elements from a set X , an
associative binary operation ⊗ on X , and a speciﬁc set of disjoint contiguous subarrays of A, the object is to compute the
composition of each subarray under ⊗ in some order, where the only operation allowed on elements of X is ⊗.
Proposition 4.1. For any n and S, any algorithm for associative composition AC(n) is (S − 1)-limited.
Proof. On S elements from X at most S − 1 operations are to be performed. 
Next we consider the problem MM(n × n) of multiplying two n × n matrices by the standard algorithm, where the
additions can be performed in any order.
Proposition 4.2. For any n and S, the standard matrix multiplication algorithmMM(n × n) is S3/2-limited.
Proof. This is observed by Irony, Toledo and Tiskin [25, Lemma 2.2] by applying the Loomis–Whitney inequality to matrix
multiplication as originally suggested by M. Paterson, and is also implicit in [23,32]. 
Next we consider FFT(n) the standard binary recursive algorithm for computing the one-dimensional Fast Fourier Trans-
form on n points where n is a power of two.
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Proof. This has been shown by Aggarwal and Vitter [3, Lemma 6.1]. 
Finally we shall consider Sort(n) the problem of comparison sorting. This is deﬁned as one in which a given set X
of n elements from an ordered set is to be sorted, such that the only operations allowed on members of X are pairwise
comparisons. As the computation time we shall count only these comparisons as operations. Note, however, that comparison
algorithms are not restricted to be straight-line programs.
5. Lower bounds
Our lower bound results for straight-line programs we derive using the approach of Irony, Toledo and Tiskin [25] (and
also of [23,32]), while the result for sorting uses an adversarial argument of Aggarwal and Vitter [3]. The bounds will be
stated for Multi-BSP but the lower bound arguments for communication hold more generally, for all distributed algorithms
with the same hierarchy of memory sizes and costs of communication, even if there is no bulk synchronization.
Lemma 5.1. Suppose W computation steps are executed of a w(S)-limited straight-line program on a Multi-BSP machine. Then for
any j the total number of words transmitted between level j components and the level j + 1 components to which they belong is at
least
M j
(
W /w(2M j) − Q j
)
, (4)
and the total number of level j component supersteps at least
W /w(M j). (5)
Proof. For each level j component divide the computation into phases, where each phase ends when the total number
of messages sent to or received from level j + 1 reaches M j . In each phase therefore at most 2M j words are available,
including those residing in memory before the start of the phase. Then at most w(2M j) operations can be performed by
any execution sequence in one phase. It follows that the total number of such component phases is at least W /w(2M j).
Further, each of these component phases, except possibly the last one for each component, must complete, and involve a
movement of M j data for each of the Q j such components. Hence the total amount of data movement between level j and
level j + 1 is at least as claimed in (4).
By the same argument, since in a component superstep at most M j memory is available, at most w(M j) operations can
be performed, and hence at least W /w(M j) component supersteps are needed, which gives (5). 
Theorem 5.1. Suppose W (n) operations are to be performed of a w(m)-limited straight-line program A on input size n on a depth d
Multi-BSP machine. Then the communication cost over the whole machine is at least
Comm(n,d)d
∑
i=1...d−1
(
W (n)/
(
Q iw(2Mi)
)− 1)Mi gi, (6)
and the synchronization cost at least
Synch(n,d)d
∑
i=1...d−1
W (n)Li+1/
(
Q iw(Mi)
)
. (7)
Proof. This follows from Lemma 5.1 by adding the costs over all the levels. Consider the Q 1 paths from the level 1 compo-
nents to the level d component in the tree hierarchy as potential critical paths of the executions. The average load on these,
and hence the worst case also, is as claimed in (6) and (7). 
Corollary 5.1.
AC-Comm(n,d)d
∑
i=1...d−1
(
n/(Mi Q i) − 1
)
Mi gi, (8)
AC-Synch(n,d)d
∑
i=1...d−1
nLi+1/(Q iMi), (9)
MM-Comm(n × n,d)d
∑ (
n3/
(
Q iM
3/2
i
)− 1)Mi gi, (10)
i=1...d−1
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∑
i=1...d−1
n3Li+1/
(
Q iM
3/2
i
)
, (11)
FFT-Comm(n,d)d
∑
i=1...d−1
(
n logn/(Q iMi logMi) − 1
)
Mi gi, (12)
FFT-Synch(n,d)d
∑
i=1...d−1
n lognLi+1/(Q iMi logMi), (13)
Sort-Comm(n,d)d
∑
i=1...d−1
(
n logn/(Q iMi logMi) − 1
)
Mi gi, (14)
Sort-Synch(n,d)d
∑
i=1...d−1
n lognLi+1/(Q iMi logMi). (15)
Proof. Applying Theorem 5.1 directly gives the ﬁrst six inequalities.
The bounds for sorting follow from the following adversarial argument adapted from Aggarwal and Vitter [3]: Let S = Mi .
Consider any total ordering of all the level i component supersteps that respects all the time dependencies. As we go
through these component supersteps in that order we shall adversarially deﬁne a sequence of successively stricter partial
orders on the input set X as may be discovered by the comparisons made in the successive component supersteps. In each
such component superstep that inputs a set Y of r elements of X we shall identify a total ordering on Y ∪ Z , where Z is
the subset of X that was present in the component at the start of that component superstep. The total order identiﬁed for
Y ∪ Z will be one that maximizes the number of partial orders on X still consistent with both this total order as well as
the total orders found on subsets in previous stages of this adversarial process. Since the total order on Z was found in an
earlier component superstep, the number of choices available is no more than Sr , which upper bounds the number of ways
Y can be inserted into a sorted Z . Hence the logarithm to the base S of the number of partial orders on X still consistent
after this component superstep is reduced by at most r, at the cost of r inputs, if we pick the total order on Y ∪ Z that
is consistent with the most partial orders on X . Since this logarithm initially is n logS n, the total number of inputs must
be at least this number, minus the total number of elements inside the level i components at the start, which is SQ i .
This establishes the lower bound on communication. For the ﬁnal synchronization bound we observe that any component
superstep can depend on at most S input elements. 
6. Optimal algorithms
We shall describe algorithms that meet the lower bounds on communication and synchronization given in the previous
section but with M j replaced by mj . Under the assumption that (2) holds, M j can be replaced by mj in lower bounds and
hence our upper and lower bounds then match. For each of the algorithms described it is easy to verify that the conditions
Comp(A∗) d Comp(A) and Compseq(A∗)  Compseq(A) on computation steps are satisﬁed, and we shall not comment on
them further.
A level j component superstep will refer to what a single level j component performs in a level j superstep. For simplicity
of description we assume throughout that every fraction referenced, such as mj/mj−1, has integral value.
6.1. Associative composition
For AC(n) consider the recursive process where each level j component contains a set Z of contiguous subsequences
of total length mj , distributes the task of performing the required compositions of subsequences of length mj−1 of those
sequences to its p j subcomponents, and when it receives the mj/mj−1 results back, it performs up to mj/mj−1 further
pairwise ⊗ operations recursively so as to derive the composition of the subsequences Z assigned to it.
The costs of the recursion at one level j component can be divided into (i) the data movement steps between the level
j component and its level j − 1 subcomponents, and (ii) the recursive computation of the mj/mj−1 further pairwise ⊗
operations. For (i) since in the overall computation a level j− 1 memory has to be ﬁlled with information from level j (and
one word returned) at most mj/mj−1 times, the parallel cost of communication at this level is at most(
mj/(p jm j−1)
)
(mj−1 + 1)g j−1 mj g j−1/p j
and the total cost of synchronization at level j is
mjL j/(p jm j−1).
In addition mj/(p jm j−1) component supersteps of AC(mj−1, j − 1) will need to be executed.
For (ii) we observe that the cost corresponds to the original problem for a level j component superstep, but for
input length mj/mj−1 rather than mj . In other words its costs are AC-Comp(mj/mj−1, j), AC-Comm(mj/mj−1, j) and AC-
Synch(mj/mj−1, j).
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AC-Comm(mj, j)mj g j−1/p j +
(
mj/(p jm j−1)
)
AC-Comm(mj−1, j − 1) + AC-Comm(mj/mj−1, j)
and
AC-Synch(mj, j)mjL j/(p jm j−1) +
(
mj/(p jm j−1)
)
AC-Synch(mj−1, j − 1) + AC-Synch(mj/mj−1, j).
Consider the ﬁrst of these equations. Note that this expression for AC-Comm(mj, j) could have been derived and holds
for any m  mj . We can therefore expand this expression recursively by substituting it repeatedly for the last term AC-
Comm(mj/mj−1, j), ﬁrst with m =mj/mj−1, then with m =mj/(mj−1)2, etc., to obtain
AC-Comm(mj, j) 
(
mj g j−1/p j +
(
mj/(p jm j−1)
)
AC-Comm(mj−1, j − 1)
)(
1+ 1/mj−1 + 1/m2j−1 · · ·
)
d
(
mj g j−1/p j +
(
mj/(p jm j−1)
)
AC-Comm(mj−1, j − 1)
)
.
Since we can equate the input size n with md , it follows by induction on j that
AC-Comm(n,d)d
∑
i=1...d−1
ngi/Q i . (16)
Expanding the second recurrence in exactly the same way gives
AC-Synch(n,d)d
∑
i=1...d−1
nLi+1/(Q imi). (17)
6.2. Matrix multiplication
For matrix multiplication w(m) = O (m3/2) by Proposition 4.2. In a level j component superstep it is optimal to within
constant factors therefore to do w(3m) operations per component having total memory 3m. This can be realized by inputting
an m1/2 ×m1/2 submatrix of each of A and B , computing the product of these submatrices, and outputting the m results
as additive contributions to each of m entries in the corresponding m1/2 × m1/2 submatrix of C = AB . This follows the
algorithms described in [2,28].
Hence at level 1 a component superstep consists of an m1/21 ×m1/21 matrix multiplication. (Here and in the remainder of
this section we shall suppress constant multipliers where it does not affect the conclusion.) Overall one will need n3/m3/21
such component supersteps, and hence n3/(Q 1m
3/2
1 ) parallel stages of such level 1 component supersteps, where Q 1 is the
total number of level 1 components.
In general, a level j component superstep consists (within multiplicative constant factors) of an m1/2j × m1/2j matrix
multiplication. Overall one will need n3/m3/2j such component supersteps, and hence n
3/(Q jm
3/2
j ) parallel stages of such
supersteps.
In a level j component superstep there will be m3/2j /(m
3/2
j−1) level j − 1 component supersteps of m1/2j−1 ×m1/2j−1 matrix
multiplications. In addition we will charge to this level the further mj(m
1/2
j /m
1/2
j−1) =m3/2j /m1/2j−1 additions needed to com-
bine the results of the m1/2j−1 ×m1/2j−1 multiplications of the level j − 1 local supersteps. For the latter operations we will use
m1/2j /m
1/2
j−1 successive Associative Composition operations AC(mj, j) we analyzed earlier, each such operation performing
compositions on sets of m1/2j m
1/2
j−1 subarrays each of size m
1/2
j /m
1/2
j−1. Hence using (16) and Q j  1, the total communication
cost we charge that derives from this jth level of recursion is(
n3/
(
m3/2j Q j
))(
g jm j +
(
m1/2j /m
1/2
j−1
)
AC-Comm(mj, j)
)
d
(
n3/
(
m3/2j Q j
))(
g jm j +
(
m3/2j /m
1/2
j−1
) ∑
i=1... j−1
gi/Q i
)
d n3g j/
(
m1/2j Q j
)+ (n3/m1/2j−1)
∑
i=1... j−1
gi/Q i .
Hence adding over all levels j = 1, . . . ,d − 1 gives
MM-Comm(n × n,d)d
∑
i=1··d−1
(
n3gi/Q i
) ∑
k=i...d−1
(
1/m1/2k
)
d n3
∑
j=1...d−1
g jm
−1/2
j /Q j (18)
since by (1) the mj are nondecreasing in j. Assuming (2) this meets the lower bound (10).
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(
n3/
(
Q jm
3/2
j
))(
L j+1 +
(
m1/2j /m
1/2
j−1
)
AC-Synch(mj, j)
)
d
(
n3/
(
m3/2j Q j
))(
L j+1 +
(
m3/2j /m
1/2
j−1
) ∑
i=1... j−1
Li+1/(Q imi)
)
d n3L j+1/
(
m3/2j Q j
)+ n3 ∑
i=1... j−1
Li+1/
(
Q im
3/2
i
)
.
Using (17), (1) and Q j  1, and adding over all levels j = 1, . . . ,d − 1 gives
MM-Synch(n × n,d)d n3
∑
j=1...d−1
L j+1m−3/2j /Q j (19)
since by (1) the mj are nondecreasing in j. Assuming (2) this meets the lower bound (11).
6.3. Fast Fourier Transform
We consider the FFT problem for input size N = 2u as a straight-line program where each operation corresponds to a
node at a layer k ∈ 0,1, . . . ,u, and an operation at layer k is a linear combination of the values produced at its two an-
tecedent nodes at layer k−1. The operation sequence can be represented as a directed acyclic graph with nodes (i1i2 · · · iu,k)
where i j ∈ {0,1} and k ∈ {0,1, . . . ,u}, and edges ((i1i2 · · · iu,k), (i1i2 · · · iu,k+1) and ((i1i2 · · · iu,k), (i1i2 · · · i∗k+1 · · · iu,k+1))
where for i ∈ {0,1}, i∗ ∈ {0,1} is the complement, namely i + i∗ = 1 mod 2. The feature of this network that we use is that
once the ﬁrst log2 x layers of operations have been computed, the computation can be completed by doing x independent
subproblems on FFT graphs of size N/x.
Our basic algorithm FFT(mj, x, j) will compute x instances of FFTs on disjoint sets of mj/x points all initially held in
the memory of one level j component with the output to be held also in that memory. By FFT we shall mean here a
computation on the FFT graph possibly with different constant multipliers than in the actual FFT. Also, for simplicity of
description we are assuming below that the memory in a level j component is a ﬁxed constant multiple of mj , and as
throughout, that all fractions referenced have integral values. The algorithm consists of doing the following:
(i) compute mj/mj−1 disjoint problems of type FFT(mj−1,1, j − 1), and
(ii) on the mj values so obtained compute FFT(mj, xm j−1, j).
In other words we shall compute the FFT of x disjoint sets of mj/x points each, by ﬁrst doing mj/(mj−1) FFT’s on mj−1
points each. This will have the effect of increasing the number, and hence also reducing the size, of the resulting disjoint FFT
problems remaining to be done, by a factor of mj−1. Hence there will remain xm j−1 instances to do each of size mj/xm j−1,
and this will be accomplished by (ii).
We can realize (ii) by calling recursively the whole procedure ((i) and (ii) together) with the middle parameter increased
by a factor of mj−1 each time. Then after r = logmj/ logmj−1 such calls, FFT(mj, y, j) will be called with y = mj , which
requires no operations. Hence if we denote by FFT-Comm(mj, x, j) and FFT-Synch(mj, x, j) the communication and synchro-
nization costs of FFT(mj, x, j) then
FFT-Comm(mj, x, j) =
(
mj/(mj−1p j)
)[
mj−1g j−1 + FFT-Comm(mj−1,1, j − 1)
]+ FFT-Comm(mj, xm j−1, j)
and
FFT-Synch(mj, x, j) =
(
mj/(mj−1p j)
)[
L j + FFT-Synch(mj−1,1, j − 1)
]+ FFT-Synch(mj, xm j−1, j).
Expanding the ﬁrst through the r = logmj/ logmj−1 levels of recursion gives that
FFT-Comm(mj, x, j)
= (mj/(mj−1p j))[mj−1g j−1 + FFT-Comm(mj−1,1, j − 1)]
...
+ (mj/(mj−1p j))[mj−1g j−1 + FFT-Comm(mj−1,1, j − 1)]
+ FFT-Comm(mj, x(mj−1)r, j)
= r(mj/(mj−1p j))[mj−1g j−1 + FFT-Comm(mj−1,1, j − 1)]
= (logmj/ logmj−1)g j−1mj/p j +
(
mj logmj/(p jm j−1 logmj−1)
)
FFT-Comm(mj−1,1, j − 1).
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FFT-Comm(mj−1,1, j − 1)mj−1 logmj−1
∑
i=1... j−2
(1/ logmi)gi/Q i, j−1
and substituting in the above using Q i, j−1p j = Q i, j gives the following as an upper bound for FFT-Comm(mj, x, j):
(logmj/ logmj−1)g j−1mj/p j
+ (mj logmj/(p jm j−1 logmj−1)) ∑
i=1... j−2
(logmj−1/ logmi)gim j−1/Q i, j−1
= (logmj/ logmj−1)g j−1mj/p j +mj logmj
∑
i=1... j−2
(1/ logmi)gi/Q i, j
=mj logmj
∑
i=1... j−1
(1/ logmi)gi/Q i, j.
Then for nmd
FFT-Comm(n,1,d)d
∑
i=1...d−1
(n logn)gi/(Q i logmi). (20)
For synchronization the second recurrence gives by an identical argument
FFT-Synch(n,1,d)d
∑
i=1...d−1
(n logn)Li+1/(Q imi logmi). (21)
More simply, (21) follows from (20) by observing that for the parallel cost of a level i superstep, while we charge mi gi
in (20), the charge is Li+1 in (21).
6.4. Sorting
Our purpose is to show that, within constant multipliers, asymptotically optimal parallel computation, communication
and synchronization costs can be achieved by a comparison sorting algorithm that makes (1 + o(1))n log2 n comparisons
altogether. Thus for the full range of parameters, optimality in our sense, that is for large enough mi , can be achieved.
No doubt smaller multipliers for the various costs can be obtained by algorithms that specialize in different ranges of the
parameters, but a full analysis remains a challenging problem.
Sorting by deterministic oversampling and splitting into smaller subsets of about equal size is known to be achievable
using the following idea [17,29,35]:
Lemma 6.1. For numbers N, S, G and t one can ﬁnd a set of S splitters in any ordered set X of N elements such that in the ordering
on X the number of elements between two successive splitters is N/S ± 2tG by using the following procedure: Partition X into G sets
of N/G elements each, sort each such set, pick out every tth element from each such sorted list, sort the resulting N/t elements, and
ﬁnally pick every N/(t S)th element of that.
Let Sort(n, x, j) be a procedure for sorting a set Y of size n mj , residing in the memory of a level j component, that
includes an identiﬁed set of x splitters that already split Y into x sublists of about equal size. Our recursive step will divide
the set Y into xm j−1/t2j sublists of about equal size at the next stage for t j = e
√
(log2mj−1) . This is achieved by applying the
method of Lemma 6.1 to each of the x sublists of Y with N = (mj/x), S =mj−1/t2j , and G = N/mj−1.
Assuming ﬁrst that the sublists are of exactly the same length we get the recurrence
Sort-Comm(mj, x, j)
(
mj/(mj−1p j)
)(
mj−1g j−1 + Sort-Comm(mj−1,0, j − 1)
)
+ Sort-Comm(mj, xm j−1/t2j , j)+ Sort-Comm(mj/t j,0, j).
First we observe that it follows from the deﬁnition of t j and condition (3) that for any l > 0, t j = ω((log2mj)l). It follows
that the last term in the above recurrence can be ignored since it contributes a lower order term even if implemented by a
sorting algorithm in which the communication cost is proportional to the computation cost, rather than a logarithmic factor
cheaper as is the overall goal. (Note also that the constant k in (3) will only inﬂuence the threshold at which the m’s can
be considered large.)
Omitting that last term leaves the same recurrence as for FFT-Comm but with the multiplier mj−1/t2j rather than mj−1 in
the second term. Since log2(mj−1/t2j ) (log2mj−1)/2 for large enough mj−1 it will have the following solutions analogous
to (20) and (21):
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∑
i=1...d−1
(n logn)gi/(Q i logmi), and (22)
Sort-Synch(n,d)d
∑
i=1...d−1
(n logn)Li+1/(Q imi logmi). (23)
In fact, the sublists into which the splitters split at any stage, are not of exactly equal length as the analysis above
assumes, but are of lengths within multiplicative factors of 1 ± 2/t j of each other, or 1 ± o((logmj)−l) for any constant l.
This is because the mean of their lengths is N/S = Nt2j−1/mj−1 while the maximum deviation from this length is 2t j−1G =
2Nt j/mj−1, which is a fraction 2/t j of that mean. It can be veriﬁed that accommodating these variations in the subset
lengths does not change the conclusion.
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